SD 4.1 SDIO 4.1 Host Controller IP
- SD4.0
- SDIO4.0
- eMMC5.0
This IP handles all of the timing and interface protocol requirements to access these media as well as processing the commands in hardware thereby scaling in both performance and access speeds. The IP supports connection to a single slot and performs multi-block writes and erases that lower access overhead. In addition, a host can utilize this IP to boot directly from an attached eMMC memory, thereby simplifying system initialization during power up. The SD4 / eMMC5.0 host interface is based on a standard 32-bit AXI bus which is used to transfer data and configure the IP.
查看 SD 4.1 SDIO 4.1 Host Controller IP 详细介绍:
- 查看 SD 4.1 SDIO 4.1 Host Controller IP 完整数据手册
- 联系 SD 4.1 SDIO 4.1 Host Controller IP 供应商