MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
SC9MC Standard Cell Library - GLOBALFOUNDRIES 28 nm CMOS28HPP
查看 SC9MC Standard Cell Library - GLOBALFOUNDRIES 28 nm CMOS28HPP 详细介绍:
- 查看 SC9MC Standard Cell Library - GLOBALFOUNDRIES 28 nm CMOS28HPP 完整数据手册
- 联系 SC9MC Standard Cell Library - GLOBALFOUNDRIES 28 nm CMOS28HPP 供应商
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)