You are here:
ROM Compiler IP, UMC 55nm LP process
UMC 55nm LP Logic process Via1 ROM memory compiler.
查看 ROM Compiler IP, UMC 55nm LP process 详细介绍：
- 查看 ROM Compiler IP, UMC 55nm LP process 完整数据手册
- 联系 ROM Compiler IP, UMC 55nm LP process 供应商
Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- SiFive: HBM Subsystem IP Gen2
- High-Speed, High-Density and Low Power Memory Compilers and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm)
- Multi Rate SerDes PHY - TSMC 28nm HPC+
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- GDDR6 Memory Controller