RISC-V CPU IP With ISO 26262 Full Compliance
N25F's 5-stage pipeline is optimized for high operating frequency and high performance. Features also includes PLIC and vectored interrupts for serving various types of system events, AXI 64-bit or AHB 64/32-bit bus, PowerBrake, QuickNap™ and WFI mode for low power and power management, and JTAG debug interface for development support.
查看 RISC-V CPU IP With ISO 26262 Full Compliance 详细介绍:
- 查看 RISC-V CPU IP With ISO 26262 Full Compliance 完整数据手册
- 联系 RISC-V CPU IP With ISO 26262 Full Compliance 供应商