The NOEL-V is a synthesizable VHDL model of a 64-bit processor that implements the RISC-V architecture. The processor is the first released model in Cobham Gaisler's RiSC-V line of processors that complement the LEON line of processors.
The NOEL-V design shares elements with the high-performance LEON5 and introduces many improvements over the LEON4 pipeline.
The NOEL-V is interfaced using the AMBA 2.0 AHB bus and supports the IP core plug&play method provided in the Cobham Gaisler IP library (GRLIB). The processor can be efficiently implemented on FPGA and ASIC technologies and uses standard synchronous memory cells for caches and register file.