MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Real Time Image Rectification for HD pictures up to 1920x1080p60Hz
The throughput of the design is 1 pixel per cycle on 3 components 8bit each (e.g. RGB or YUV444). The rectification process requires 1 frame delay through external SDRAM/DDR. The picture content can be interlaced or progressive video.
Programmable parameters are:
input picture size
output picture size
number of video components
distortion coefficients
rotation matrix
translation matrix
camera matrix
查看 Real Time Image Rectification for HD pictures up to 1920x1080p60Hz 详细介绍:
- 查看 Real Time Image Rectification for HD pictures up to 1920x1080p60Hz 完整数据手册
- 联系 Real Time Image Rectification for HD pictures up to 1920x1080p60Hz 供应商