MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
RDMA RoCE v2 FPGA IP
RDMA IP is delivered with reference design which includes the IP subsystem itself the 100G MAC IP subsystem, DMA subsystem, host drivers, and example application on software. The system drivers are integrated with OFED standard Verbs API and are compatible with well-known RNIC cards and software. The system provides low latency FPGA implementation of RoCE v2 at 100 Gbps throughput.
查看 RDMA RoCE v2 FPGA IP 详细介绍:
- 查看 RDMA RoCE v2 FPGA IP 完整数据手册
- 联系 RDMA RoCE v2 FPGA IP 供应商