MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3A, N3E)
You are here:
Quad SPI Master IP
Arasan Chip Systems Quad SPI (QSPI) master core is easy to use, simple to work with, quick to operate, and reliable under all conditions. It supports the majority of QSPI devices standard from a standard AXI4 slave interface. It also features support for Octal SPI, Dual SPI (DSPI), and SPI interface. The core is designed so that a user design may immediately access memory from the QSPI device in SPI mode, or alternatively issue a command to switch to any other mode. Additionally, a DMA command may be issued to copy memory from the QSPI device to anywhere else on the bus.
查看 Quad SPI Master IP 详细介绍：
- 查看 Quad SPI Master IP 完整数据手册
- 联系 Quad SPI Master IP 供应商
Block Diagram of the Quad SPI Master IP
Quad SPI IP
- Quad SPI Controller
- AHB Quad SPI Controller with Execute in Place
- SPI FLASH Controller with Execute in place – XIP (SINGLE, DUAL and QUAD SPI Bus Controller with DDR / DTR support and optional AES Encryption)
- Serial Peripheral Interface - Master/Slave with single, dual, quad and octal SPI Bus support
- Serial Peripheral Interface - Master/Slave with single, dual and quad SPI Bus support
- QUAD SPI Memory controller