You are here:
PUFrt-based secure storage supports XIP
PUFflash is an embedded Flash that has been integrated with a hardware root of trust (HRoT) PUFrt. For systems with an existing embedded NVM solution, replacing it with PUFflash is a seamless way to add in the security of a RoT, while simultaneously upgrading the protections of the eFlash.
With real-time encryption/decryption based on the unique randomness built into each on-board PUF, PUFflash supports execution in place (XIP) while offering secure data-at-rest protection for sensitive code and data.
An optional error correction code (ECC) can be implemented with the embedded Flash as well, further guaranteeing data stability over the lifetime of the system.
A standard APB slave control module allows for easy drop-in integration of PUFflash for systems that already support ARM’s peripheral bus protocol. By unifying both PUFrt and Flash under the APB, system integrators can work with a familiar interface to execute the various RoT and embedded Flash functions of PUFflash.
With real-time encryption/decryption based on the unique randomness built into each on-board PUF, PUFflash supports execution in place (XIP) while offering secure data-at-rest protection for sensitive code and data.
An optional error correction code (ECC) can be implemented with the embedded Flash as well, further guaranteeing data stability over the lifetime of the system.
A standard APB slave control module allows for easy drop-in integration of PUFflash for systems that already support ARM’s peripheral bus protocol. By unifying both PUFrt and Flash under the APB, system integrators can work with a familiar interface to execute the various RoT and embedded Flash functions of PUFflash.
查看 PUFrt-based secure storage supports XIP 详细介绍：
- 查看 PUFrt-based secure storage supports XIP 完整数据手册
- 联系 PUFrt-based secure storage supports XIP 供应商
Block Diagram of the PUFrt-based secure storage supports XIP
Flash Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- Hyperbus Flash Memory Controller
- xSPI Flash Memory Controller
- Single Port, Low Voltage, GLOBALFOUNDRIES 55LPX with Flash, HVt & Svt, SRAM Memory Compiler
- SPI Flash Memory Controller
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core