MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G
查看 Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G 详细介绍:
- 查看 Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G 完整数据手册
- 联系 Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G 供应商
SERDES IP
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Low-Latency SerDes PMA
- Multi-protocol SerDes PMA
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency