You are here:
Programmable CMOS PLL high-frequency divider
The divider consists of the input signal preamplifier (buffer), the converter of a differential input signal to an unipolar signal with a supply voltage peak-to-peak, the prescaler with variable dividing ratio 4/5 and the programmable divider on the basis on two binary decade counters.
The block is fabricated on TSMC BiCMOS 0.18 um.
The block is fabricated on TSMC BiCMOS 0.18 um.
查看 Programmable CMOS PLL high-frequency divider 详细介绍：
- 查看 Programmable CMOS PLL high-frequency divider 完整数据手册
- 联系 Programmable CMOS PLL high-frequency divider 供应商