Programmable CMOS PLL high-frequency divider

The CMOS PLL high-frequency divider consists of the converter of a differential input signal to an unipolar signal with a supply voltage peak-to-peak, a prescaler with variable dividing ratio 8/9 and two binary decade counters.
The block is fabricated on TCMS BiCMOS 0.18 um technology.

• 查看 Programmable CMOS PLL high-frequency divider 完整数据手册
• 联系 Programmable CMOS PLL high-frequency divider 供应商