DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
Programmable CMOS frequency divider (32...16383 dividing ratio)
Input frequency is 100...1050 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
查看 Programmable CMOS frequency divider (32...16383 dividing ratio) 详细介绍:
- 查看 Programmable CMOS frequency divider (32...16383 dividing ratio) 完整数据手册
- 联系 Programmable CMOS frequency divider (32...16383 dividing ratio) 供应商
Programmable CMOS frequency divider N-divider IP
- Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
- Programmable CMOS frequency divider (56..16383 dividing ratio)
- Programmable CMOS HF divider (16…4095 dividing ratio)
- Programmable frequency divider (56 to 16383 dividing ratio)
- Phase-locked loop clock generator
- Wide band 3Ghz-6GHz integer phase-locked loop