You are here:
Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio)
The programmable CMOS low-frequency divider design is based on the 9-bit counter. Since this structure consists of the static triggers, current consumption is closed to zero when there is no input clock. The dividing ratio is 5...511.
Input frequency is 26...300 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Input frequency is 26...300 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
查看 Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio) 详细介绍：
- 查看 Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio) 完整数据手册
- 联系 Programmable 9-bit CMOS low-frequency divider (5...511 dividing ratio) 供应商