AV1/HEVC/AVC/VP9 Dual-core Video Codec HW IP: 8K60fps/4K240fps in Real-time
Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
Input frequency is 88...500 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
查看 Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) 详细介绍:
- 查看 Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) 完整数据手册
- 联系 Programmable 9-bit CMOS frequency divider (2…511 dividing ratio) 供应商
CMOS frequency divider N-divider IP
- Programmable CMOS frequency divider (32...16383 dividing ratio)
- Programmable CMOS frequency divider (56..16383 dividing ratio)
- Programmable CMOS HF divider (16…4095 dividing ratio)
- Programmable frequency divider (56 to 16383 dividing ratio)
- 12MHz to 750MHz Integer-N Phase-Locked Loop Clock Generator
- 3GHz to 6GHz Fractional-N Phase-Locked Loop