MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Processing System 7
The Processing System 7 IP is the software interface around the Zynq Processing System.
The Processing System 7 wrapper instantiates the Processing System section of Zynq-7000® All Programmable(AP) SoC for the programmable logic and external board logic. The wrapper includes unaltered connectivity and, for some signals,some logic functions.
查看 Processing System 7 详细介绍:
- 查看 Processing System 7 完整数据手册
- 联系 Processing System 7 供应商