Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
Power-On Reset - TSMC CLN6FF
Analog Bits’ Power-On Reset (POR) macro comprehensively addresses typical SOC start-up power supply
monitoring needs, in a fully integrated easy-to-use macro. The POR includes an internal bandgap style voltage
reference circuit which is used as a reference to compare the power supplies against. The POR further
includes its own timebase reference circuit, so requires no clock or other synchronizing signal to work
correctly. Only when both IO and Core power supplies have both exceeded a user-selected voltage level for a
user-selected time, will the outputs signal that power is good.
The POR provides outputs at both the IO and core logic levels, with a low level representing a poor or unstable
power supply, and a high level representing a good stable power supply. These signals may be used as logical
“RSB” or “ENA” signals.
monitoring needs, in a fully integrated easy-to-use macro. The POR includes an internal bandgap style voltage
reference circuit which is used as a reference to compare the power supplies against. The POR further
includes its own timebase reference circuit, so requires no clock or other synchronizing signal to work
correctly. Only when both IO and Core power supplies have both exceeded a user-selected voltage level for a
user-selected time, will the outputs signal that power is good.
The POR provides outputs at both the IO and core logic levels, with a low level representing a poor or unstable
power supply, and a high level representing a good stable power supply. These signals may be used as logical
“RSB” or “ENA” signals.
查看 Power-On Reset - TSMC CLN6FF 详细介绍：
- 查看 Power-On Reset - TSMC CLN6FF 完整数据手册
- 联系 Power-On Reset - TSMC CLN6FF 供应商