Power-On-Reset IP
It generates POR_OUT signal to reset the digital logic. The POR signal is set low if analog supply or digital supply falls below the threshold voltage, and will be set high if both of analog supply and digital supply exceed the threshold voltage.
查看 Power-On-Reset IP 详细介绍:
- 查看 Power-On-Reset IP 完整数据手册
- 联系 Power-On-Reset IP 供应商