You are here:
Power on Reset IP, Input: 3.3V, UMC 0.11um HS/AE process
Vrr=2.2V Vfr=2.0V, B type IO, input VCCK=1.2V VCC3IO=3.3V, 3.3V Power On Reset, UMC 0.11um HS/AE (AL Advanced Enhancement) Logic process.
查看 Power on Reset IP, Input: 3.3V, UMC 0.11um HS/AE process 详细介绍：
- 查看 Power on Reset IP, Input: 3.3V, UMC 0.11um HS/AE process 完整数据手册
- 联系 Power on Reset IP, Input: 3.3V, UMC 0.11um HS/AE process 供应商
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software