You are here:
Power On Reset Circuit
The designated IP is a power on reset circuit intended for integration into 130nm CMOS technology System on Chips. RESET threshold value is determined by 2VTN+VTP over a temperature range of -40 to 120°C. When VDD falls below the reset threshold, RESET goes low and holds the reset signal in high state for 10us after VDD rises above the threshold.
查看 Power On Reset Circuit 详细介绍：
- 查看 Power On Reset Circuit 完整数据手册
- 联系 Power On Reset Circuit 供应商