You are here:
PLL (Spread Spectrum) IP, UMC 40nm LP process
Input clock:8MHz, output clock range:720 ~ 1680MHz wide-range SSCG, UMC 40nm LP process.
查看 PLL (Spread Spectrum) IP, UMC 40nm LP process 详细介绍:
- 查看 PLL (Spread Spectrum) IP, UMC 40nm LP process 完整数据手册
- 联系 PLL (Spread Spectrum) IP, UMC 40nm LP process 供应商
Clock IP IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Aeonic Generate™ AWM3 [PLL] actively responds to droop and enables DVFS with advanced clock health and droop telemetry
- TSMC CLN20SOC 20nm Clock Generator PLL - 700MHz-3500MHz
- Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
- MEMS-based Clock Generator with On-chip Temperature Compensation