The lock detector monitors the current status of PLL by comparing the phase difference of VCO divided signal and reference oscillator signal with required value. It is available to set the lock monitoring period and the lock detector accuracy (9.5...20.8 ns).
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.