You are here:
PLBv46 Endpoint Bridge for PCI Express
The PLBv46 Endpoint is an interface between the Processor Local Bus (PLB) and the PCI Express (PCIe®) silicon hard core. The PLBv46 Endpoint sub-system provides full bridge functionality between the PLB bus architecture and the PCIe network. The sub-system is composed of the PCIe core, one GT interface and the PLBv46 Endpoint. The bridge circuit is implemented in the FPGA fabric and the PCIe core and GT are hard-core elements in the FPGA.
The PLBv46 Endpoint provides a transaction level translation of PLB bus commands to PCIe TLP packets and PCIe requests to PLB bus commands.
The PLBv46 Endpoint provides a transaction level translation of PLB bus commands to PCIe TLP packets and PCIe requests to PLB bus commands.
查看 PLBv46 Endpoint Bridge for PCI Express 详细介绍：
- 查看 PLBv46 Endpoint Bridge for PCI Express 完整数据手册
- 联系 PLBv46 Endpoint Bridge for PCI Express 供应商
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC