400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
PHY for PCIe 5.0 and CXL for TSMC
Cadence 32G NRZ multi-protocol PHY
The Cadence® 32/25Gbps Multi-Link and Multi-Protocol PHY IP for TSMC is a high-performance SerDes operating from 1.25Gbps to 32Gbps and specifically designed for infrastructure and data center applications.
The Cadence® 32/25Gbps Multi-Link and Multi-Protocol PHY IP for TSMC is a high-performance SerDes operating from 1.25Gbps to 32Gbps and specifically designed for infrastructure and data center applications.
查看 PHY for PCIe 5.0 and CXL for TSMC 详细介绍：
- 查看 PHY for PCIe 5.0 and CXL for TSMC 完整数据手册
- 联系 PHY for PCIe 5.0 and CXL for TSMC 供应商
PCIe IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP