Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
You are here:
PGA for 32b Analog Front End for Seismic Precision application in 180nm
The high-performance PGA is highly integrable with our 32b & 24b ADC IP and hence can be combined to form a programmable gain Analog front end for precision application. The high-performance PGA can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64. The PGA consists of two stages. The analog input range is ±2.5/gain
查看 PGA for 32b Analog Front End for Seismic Precision application in 180nm 详细介绍：
- 查看 PGA for 32b Analog Front End for Seismic Precision application in 180nm 完整数据手册
- 联系 PGA for 32b Analog Front End for Seismic Precision application in 180nm 供应商
A/D IP
- Securyzr iSE S700 neo series by Secure-IC: an integrated Secure Element (iSE) for automotive
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- 2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 2D/3D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
- 3D OpenGL ES GPU (Graphics Processing Unit)