LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
查看 PCIe Gen3 to SRIO Gen3 Bridge (FPGA) 详细介绍:
- 查看 PCIe Gen3 to SRIO Gen3 Bridge (FPGA) 完整数据手册
- 联系 PCIe Gen3 to SRIO Gen3 Bridge (FPGA) 供应商
Block Diagram of the PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
PCIe IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 PHY in TSMC (N6, N5, N4P, N3P, N3E)
- PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 22ULP
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP