PCIe 2.0 PHY in TSMC (28nm, 16nm, 12nm)
Using leading-edge design, analysis, simulation, and measurement techniques, Synopsys delivers exceptional signal integrity and jitter performance that exceeds the PCI Express standard’s electrical specifications. The high-margin, robust PHY architecture tolerates process, voltage, and temperature (PVT) manufacturing variations and is implemented with standard CMOS digital process technologies.
The multi-tap transmitter and receiver equalizers, along with the advanced built-in diagnostics and ATE test vectors, enable customers to control, monitor
and test for signal integrity without the need for expensive test equipment. This provides on-ch°ip visibility into actual link and channel performance to quickly improve signal integrity, reducing both product development cycles and the need for costly field support.
查看 PCIe 2.0 PHY in TSMC (28nm, 16nm, 12nm) 详细介绍:
- 查看 PCIe 2.0 PHY in TSMC (28nm, 16nm, 12nm) 完整数据手册
- 联系 PCIe 2.0 PHY in TSMC (28nm, 16nm, 12nm) 供应商