You are here:
OPB to PLBV46 Bridge
The On-Chip Peripheral Bus (OPB) to Processor Local Bus (PLB v4.6) Bridge module translates OPB transactions into PLBV46 transactions. It functions as a slave on the OPB side and a master on the PLBV46 side. The OPB to PLBV46 Bridge is necessary in systems where an OPB master device, such as a DMA engine or an OPB based coprocessor, requires access to high performance system resources on the PLBv46 bus. The Xilinx OPB to PLBV46 Bridge design allows customers to tailor the bridge to suit their application by setting certain parameters to enable and disable features.
查看 OPB to PLBV46 Bridge 详细介绍:
- 查看 OPB to PLBV46 Bridge 完整数据手册
- 联系 OPB to PLBV46 Bridge 供应商
Embedded IP
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- Multiport/Multiprotocol HDCP 2.3 Embedded Security Modules
- HDCP 2.3 Embedded Security Modules on DisplayPort/USB Type-C
- Embedded Security Modules for HDCP 2.3 on HDMI IP
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - Crystals Kyber - Crystals Dilithium - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.