OPB/PLB PCI32 Interface
The OPB IPIF/ V3 PCI Core Bridge design bridges the OPB IPIF (On-Chip Peripheral Bus Intellectual Property Interface) and the PCI64 Interface v3.0 core providing full bridge functionality between the Xilinx 32-bit OPB and a 32-bit V2.2 compliant PCI (Peripheral Component Interconnect) bus. Only 33/66 MHz, 32-bit PCI buses are supported at this time. This IP core is one of more than 20 IP cores that are part of the Embedded Development Kit. Available to all licensees of the PCI32 LogiCORE™ IP cores.
查看 OPB/PLB PCI32 Interface 详细介绍:
- 查看 OPB/PLB PCI32 Interface 完整数据手册
- 联系 OPB/PLB PCI32 Interface 供应商