ARC VPX5 high-performance, 512-bit VLIW / SIMD DSP IP for high-end computation applications
You are here:
ONFI 3.0 NV-DDR2 PHY
The ONFI 3.0 NV-DDR2 PHY, compliant to ONFI 3.0 electrical interface, delivered in hard macro, is process technology proven and easy to integrate. This ONFI 3.0 PHY, supporting NV-DDR2 up to 400MT/s with capability of scaling speed, accelerates time-to-market by reducing SoC designers’ development time otherwise spent on ensuring high speed signal integrity
查看 ONFI 3.2 NV-DDR2 PHY in GDSII 详细介绍：
- 查看 ONFI 3.2 NV-DDR2 PHY in GDSII 完整数据手册
- 联系 ONFI 3.2 NV-DDR2 PHY in GDSII 供应商
Block Diagram of the ONFI 3.2 NV-DDR2 PHY in GDSII
ONFI PHY IP
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 12nm
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
- ONFI 4.0 NAND Flash Controller & PHY
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 16nm
- ONFI 4.1 PHY IP (Silicon Proven in TSMC 12FFC)
- ONFI PHY Compensation Block for ONFI4.0 application; UMC 40nm LP/RVT Logic Process