AV1/HEVC/AVC/VP9 Dual-core Video Codec HW IP: 8K60fps/4K240fps in Real-time
You are here:
One Port Register File Compiler IP, UMC 65nm SP process
UMC 65nm standard performance process synchronous high density Single Port Register File SRAM memory compiler.
查看 One Port Register File Compiler IP, UMC 65nm SP process 详细介绍：
- 查看 One Port Register File Compiler IP, UMC 65nm SP process 完整数据手册
- 联系 One Port Register File Compiler IP, UMC 65nm SP process 供应商