You are here:
One Port Register File Compiler IP, UMC 55nm SP process
UMC 55nm SP/RVT Low-K Logic process synchronous Low Power (PG-DC) using 0.425-Bit cell Single Port Register File memory compiler.
查看 One Port Register File Compiler IP, UMC 55nm SP process 详细介绍：
- 查看 One Port Register File Compiler IP, UMC 55nm SP process 完整数据手册
- 联系 One Port Register File Compiler IP, UMC 55nm SP process 供应商