MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3A, N3E)
You are here:
On-chip protection against IEC61000-4-2 events
ESD solutions and Analog Pads
* All voltage domains (0.85V to 5.0V)
* Additional higher voltage ranges in BCD processes
* High ESD levels (scaleable performance)
* All voltage domains (0.85V to 5.0V)
* Additional higher voltage ranges in BCD processes
* High ESD levels (scaleable performance)
查看 On-chip protection against IEC61000-4-2 events 详细介绍：
- 查看 On-chip protection against IEC61000-4-2 events 完整数据手册
- 联系 On-chip protection against IEC61000-4-2 events 供应商
High ESD IP
- High speed 3.3V I/0 Library with 8kV ESD protection in TPSCo 65nm technology
- SMIC18 General process, Multi-Voltage IO, High ESD perfermance
- Integrated ESD cell designs for General I/O, eMMC I/Os, SDIOs, and ONFI I/O(12nm~180nm)
- High voltage tolerant I/O
- High Speed PLL CML to Complementary - TSMC CLN3P
- High speed universal LVDS Transceiver