You are here:
NVM FTP Trim in TSMC (180nm, 152nm, 130nm)
The Synopsys DesignWare® Few Time Programmable (FTP) Trim Non-Volatile Memory (NVM) IP provides the capability of reprogrammable NVM in a standard CMOS and Bipolar-CMOS-DMOS (BCD) processes. Optimized for area and performance, the IP is designed for trim applications that require post package programming, in-field updates, or calibration at multiple temperatures. The reprogrammable NVM IP enables multiple time programmable (MTP) flexibility in similar overall area to one time programmable (OTP) solutions and requires no additional masks or processing steps.
Delivered as a hard IP block, the DesignWare FTP Trim NVM IP operates from a single core supply and includes all the necessary support and control circuitry, including all high-voltage generation and distribution required for programming.
The NVM IP reduces test costs and time by up to 3x by increasing the programming speed for special test modes and simplifying the IP complexity. For example, the IP includes bulk operations that enable designers to program the entire array in a single faster operation. In addition, designers can select test conditions and test limits that emulate temperature effects, thereby eliminating the need for testing across temperatures.
Delivered as a hard IP block, the DesignWare FTP Trim NVM IP operates from a single core supply and includes all the necessary support and control circuitry, including all high-voltage generation and distribution required for programming.
The NVM IP reduces test costs and time by up to 3x by increasing the programming speed for special test modes and simplifying the IP complexity. For example, the IP includes bulk operations that enable designers to program the entire array in a single faster operation. In addition, designers can select test conditions and test limits that emulate temperature effects, thereby eliminating the need for testing across temperatures.
特色
- Zero mask adder, single poly, floating gate, logic-only reprogrammable NVM solution
- 64-bit to 2-Kbit configurations
- Up to 10,000 write cycle endurance
- Up to 15-year data retention at 150°C
- Automotive Grade 0 temperature compliance (-40°C to 150°C)
- Single core supply operation, uses 3 metal layers only
- Silicon-characterized and qualified to meet industry standards (including industry standard IP9000, AEC-Q100 and JESD47F)
- ASIL D Ready ISO 26262 Certified with functional safety features
- Area includes complete macro with charge pumps, oscillator and bias circuitry
可交付内容
- Databook, Production Test Flow document, Verilog behavior model, Abstract LEF and timing LIB files, GDSII layout database, Split Lot Characterization report, Qualification report
应用
- Automotive, consumer and industrial sensors
- LCD and touchscreen controllers
查看 NVM FTP Trim in TSMC (180nm, 152nm, 130nm) 详细介绍：
- 查看 NVM FTP Trim in TSMC (180nm, 152nm, 130nm) 完整数据手册
- 联系 NVM FTP Trim in TSMC (180nm, 152nm, 130nm) 供应商
NVM FTP IP
- NVM FTP Trim in SMIC (180nm, 110nm)
- NVM FTP Trim in TowerJazz (180nm)
- 65nm FTP Non Volatile Memory for Standard CMOS Logic Process
- 180nm FTP Non Volatile Memory for Standard CMOS Logic Process
- 90nm FTP Non Volatile Memory for Standard CMOS Logic Process
- 130nm FTP Non Volatile Memory for Standard CMOS Logic Process