Multi State Viterbi Decoder IP Core

The Multi State Viterbi Decoder IP Core is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm. The decoder is designed for maximum flexibility, allowing it to decode various communications standards, as well as custom coding solutions.

• 查看 Multi State Viterbi Decoder 完整数据手册
• 联系 Multi State Viterbi Decoder 供应商