Multi-Link Multi-Protocol SerDes - SGMII PHY IP TSMC 16FF+LL
The 16Gbps Multi-Link and Multi-Protocol PHY is the latest member of Cadence family of multi-protocol SerDes (Serializer/Deserializer) IPs. It is architected as a hard PHY macro consisting of a Physical Media Attachment (PMA) layer and a soft Physical Coding Sublayer (PCS).
The PHY macro operates with frequency range support from 1.25Gbps to 16Gbps, and is compliant with PCIe 4.0, USB 3.1 (Gen1 and Gen2), 10G-KR, SFP+, RXAUI, XAUI, QSGMII/SGMII, SATA 3 specifications. The 16Gbps Multi-Link and Multi-Protocol PHY can be configured by Cadence to be a full Multi-Protocol PHY or a PHY that supports a subset of standards, where the different protocols can be ordered as options.
This PHY IP can quickly and easily integrate into any SoC, and connect seamlessly to Cadence, or third party, PIPE 4.2-compliant controllers. Multiple test features, such as an EyeSurf (non-destructive on-chip oscilloscope) are embedded to this macro and easily accessible by the end-user.
Cadence 16Gbps Multi-Link and Multi-Protocol PHY provides a cost-effective, protocol-versatile, and low-power solution for today enterprise-level data communications, networking and storage applications.
特色
- High performance PHY for datacenter applications
- Low-latency, long reach and low power modes
- Wide range of protocols that support networking, storage and computing applications
- Multi-Link PHY: mix protocols within the same macro
- EyeSurf: non-destructive on-chip oscilloscope
- Extensive set of isolation, test modes and loop-backs including APB and JTAG
- Supports 16-bit, 20-bit, and 32-bit PIPE and non-PIPE interfaces
- Selectable serial pin polarity reversal for both transmit and receive paths
优势
- Fully characterized PHY
- Seamless integration inside SoC
- Ease-of-use: maximum flexibility and reconfigurability
- Faster to integrate, bring-up, and support
可交付内容
- Integration Views
- Synthesizable RTL
- DFT-Verilog netlists
- Reference Verilog testbenches
- Documentation
应用
- Enterprise
- Mobile
- Consumer
查看 Multi-Link Multi-Protocol SerDes - SGMII PHY IP TSMC 16FF+LL 详细介绍:
- 查看 Multi-Link Multi-Protocol SerDes - SGMII PHY IP TSMC 16FF+LL 完整数据手册
- 联系 Multi-Link Multi-Protocol SerDes - SGMII PHY IP TSMC 16FF+LL 供应商