You are here:
MIPI Universal D-PHY in TSMC 40nm ULP
The MXL-DPHY-UNIV is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v1.1.
The IP can be configured as a MIPI Master or MIPI Slave optimized for CSI-2SM (Camera Serial Interface), and DSISM (Display Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The IP can be configured as a MIPI Master or MIPI Slave optimized for CSI-2SM (Camera Serial Interface), and DSISM (Display Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
查看 MIPI Universal D-PHY in TSMC 40nm ULP 详细介绍：
- 查看 MIPI Universal D-PHY in TSMC 40nm ULP 完整数据手册
- 联系 MIPI Universal D-PHY in TSMC 40nm ULP 供应商
Block Diagram of the MIPI Universal D-PHY in TSMC 40nm ULP
