Original Lossless codec IP core - Full HD 30fps@126MHz (1Sample/clk)
You are here:
MIPI M-PHY Gear 5 for TSMC N3E
The silicon-proven Synopsys MIPI® M-PHY IP, compliant with the latest MIPI M-PHY v4.1 specification, supports multiple gears and a broad range of high-speed interfaces for applications including the JEDEC Universal Flash Storage (UFS), and the MIPI Low Latency Interface (LLI) and UniPro interfaces. By providing an application-oriented M-PHY IP that operates at multiple speeds and is interoperable with multiple protocols, Synopsys enables designers to “future-proof” their designs, while reducing the risk and cost of integrating MIPI interfaces into baseband, application processors and mobile integrated circuits (ICs).
When the Synopsys MIPI M-PHY IP is combined with the Synopsys Universal Flash Storage (UFS) Host Controller IP and Synopsys MIPI UniPro Controller IP, Synopsys provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).
When the Synopsys MIPI M-PHY IP is combined with the Synopsys Universal Flash Storage (UFS) Host Controller IP and Synopsys MIPI UniPro Controller IP, Synopsys provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).
查看 MIPI M-PHY Gear 5 for TSMC N3E 详细介绍：
- 查看 MIPI M-PHY Gear 5 for TSMC N3E 完整数据手册
- 联系 MIPI M-PHY Gear 5 for TSMC N3E 供应商
MIPI PHY IP
- MIPI I3C PHY - TSMC (12nm, 7nm, 5nm, and 22nm) - GF 12nm
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Globalfoundries 12nm MIPI D-PHY V1.2@2.5GHz
- MIPI D-PHY Universal IP in TSMC 22ULP