PCI Express (PCIe) 2.1 Controller
MIPI D-PHY Tx-Only 4 Lanes in UMC (28nm, 22nm)
Camera SLVS-EC/MIPI D-PHY/sub-LVDS/CMOS1.8 combo Receiver 5.0G/2.5G/1Gbps/166MHz 8-Lane
Intelligent Sensor and Power Management Design Platform
创飞芯0.13μm eFuse OTP IP 应用于CMOS 图像传感器量产 突破1.5 万片
芯原推出业界领先的车规级智慧驾驶SoC设计平台
芯驰科技扩大Arteris NoC IP技术授权
How to design secure SoCs, Part II: Key Management
MIPI in FPGAs for mobile-influenced devices
Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
Silicon Creations Presents Architectures and IP for SoC Clocking
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Connected AI is More Than the Sum of its Parts
© 2024 Design And Reuse
版权所有
本网站的任何部分未经Design&Reuse许可, 不得复制,重发, 转载或以其他方式使用。
访问我们的合作伙伴页面了解更多信息
供应商免费录入产品信息