You are here:
MIPI D-PHY Universal 4 Lane 2.5Gbps
The MXL-D-PHY-UNIV-T-65GP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1. The PHY can be configured as a MIPI Master or MIPI Slave supporting camera interface CSI-2 and display interface DSI/DSI-2 applications.
查看 MIPI D-PHY Universal 4 Lane 2.5Gbps 详细介绍：
- 查看 MIPI D-PHY Universal 4 Lane 2.5Gbps 完整数据手册
- 联系 MIPI D-PHY Universal 4 Lane 2.5Gbps 供应商
Block Diagram of the MIPI D-PHY Universal 4 Lane 2.5Gbps
MIPI IP
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm)
- MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave
- MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in TSMC 22ULP)
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+