MIPI D-PHY Tx-Only 4 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
You are here:
MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane
The CL12661H8T1JM2JIP is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to Host System. The CL12661H8T1JM2JIP is designed to support data rate in excess of maximum 700Mbps utilizing LVDS / MIPI-DPHY interface specification. The CL12661H8T1JM2JIP can change Interface type to same PAD for changing mode.
查看 MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane 详细介绍：
- 查看 MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane 完整数据手册
- 联系 MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane 供应商
CAMERA IP
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- Camera SLVS-EC 3.0 Receiver 10.0Gbps 8-Lane
- Camera SLVS-EC/MIPI D-PHY/sub-LVDS/CMOS1.8 combo Receiver 5.0G/2.5G/1Gbps/166MHz 8-Lane
- IP Camera Front End
- MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors
- Camera SLVS-EC 2.0 Receiver 5.0Gbps 8-Lane