MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
MIPI D-PHY DSI RX (Receiver) IP
The MXL-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI slave and consists of 3 lanes: 1 Clock lane and 2 data lanes, which makes it suitable for display interface applications (DSI). The High-Speed signals have a low voltage
swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.
swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.
查看 MIPI D-PHY DSI RX (Receiver) IP 详细介绍：
- 查看 MIPI D-PHY DSI RX (Receiver) IP 完整数据手册
- 联系 MIPI D-PHY DSI RX (Receiver) IP 供应商
Block Diagram of the MIPI D-PHY DSI RX (Receiver) IP
Video Demo of the MIPI D-PHY DSI RX (Receiver) IP
MIPI D-PHY Receiver IP
- MIPI DSI Receiver Controller v1.3
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
- MIPI DSI-2 Receiver Controller v1.0
- MIPI D-PHY CSI-2 RX (Receiver) in Samsung 28FDSOI
- MIPI C-PHY/D-PHY Combo DSI RX (Receiver) IP in TSMC 28HPC+