You are here:
MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in UMC 55SP)
The MIPI D-PHY Analog TX IP Core is fully compliant to the D-PHY specification version 1.2. It supports the MIPI Camera Serial Interface (CSI-2) and Display Serial Interface (DSI protocols).It is a TX PHY with one clock lane and 4 data lanes. The D-PHY consists of an analog front end to generate and receive the electrical level signals, and a digital back end to control the I/O functions. Internal termination resistor with auto-calibration.
查看 MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in UMC 55SP) 详细介绍：
- 查看 MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in UMC 55SP) 完整数据手册
- 联系 MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in UMC 55SP) 供应商
Block Diagram of the MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in UMC 55SP)
MIPI DPHY in tsmc28 IP
- MIPI D-PHY v1.2/LVDS/TTL combo PHY & Controller (supporting CSI/DSI), TSMC28 HPC/HPC+
- MIPI D-PHY DSI/CSI Receiver IP (Silicon Proven in UMC 55SP)
- MIPI D-PHY Receiver IP(Silicon Proven in TSMC 22ULP)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 28HPC+/HPC
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+/HPC