MIPI D-PHY CSI Transmitter - TSMC, 65LP
The IP is configured as a MIPI master optimized for camera interface applications (CSI-2).
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
查看 MIPI D-PHY CSI Transmitter - TSMC, 65LP 详细介绍:
- 查看 MIPI D-PHY CSI Transmitter - TSMC, 65LP 完整数据手册
- 联系 MIPI D-PHY CSI Transmitter - TSMC, 65LP 供应商
Block Diagram of the MIPI D-PHY CSI Transmitter - TSMC, 65LP

Video Demo of the MIPI D-PHY CSI Transmitter - TSMC, 65LP
We demonstrate our customer demo, the Microsoft Azure Kinect DK, featuring the Mixel MIPI D-PHY CSI-2 TX IP.
MIPI D-PHY IP
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI D-PHY Universal Lane 16FFC IP for Automotive
- MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant
- MIPI D-PHY Receiver IP(Silicon Proven in TSMC 22ULP)