HEVC/H.265, VP9 and AVS2 Multi format Decoder for UHD(up to 8K) 4:2:0 10bit
You are here:
MIPI D-PHY, CSI-2 TX+ for TSMC40ULP
The MXL-D-PHY-CSI-TX+-T-40ULP is a high-frequency, low-power, low-cost, source synchronous,physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1.
The PHY can be configured as a MIPI Master supporting camera interface CSI-2. The PHY supports mobile, IoT, virtual reality, and automotive applications. The CSI-2 TX+ is a Mixel proprietary configuration that is optimized to support full-speed production and in system testing while minimizing area and leakage power.
The PHY can be configured as a MIPI Master supporting camera interface CSI-2. The PHY supports mobile, IoT, virtual reality, and automotive applications. The CSI-2 TX+ is a Mixel proprietary configuration that is optimized to support full-speed production and in system testing while minimizing area and leakage power.
查看 MIPI D-PHY, CSI-2 TX+ for TSMC40ULP 详细介绍：
- 查看 MIPI D-PHY, CSI-2 TX+ for TSMC40ULP 完整数据手册
- 联系 MIPI D-PHY, CSI-2 TX+ for TSMC40ULP 供应商
Block Diagram of the MIPI D-PHY, CSI-2 TX+ for TSMC40ULP
MIPI IP
- Northwest Logic MIPI Testbench from Rambus
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm)
- MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard