MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
MIPI CSI2 Receiver
The Foresys MIPI Core provides a fast path to integrating Image Sensors or other MIPI connected devices into a wide variety of products based on Altera devices. The MIPI CSI2 Rx core is designed to convert MIPI data from an image sensor into an Avalon Streaming Video interface.
查看 MIPI CSI2 Receiver 详细介绍：
- 查看 MIPI CSI2 Receiver 完整数据手册
- 联系 MIPI CSI2 Receiver 供应商
Block Diagram of the MIPI CSI2 Receiver
MIPI CSI2 Receiver IP
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- MIPI D-PHY CSI-2 RX (Receiver) in Samsung 28FDSOI
- MIPI D-PHY CSI-2 RX+ (Receiver) IP in TSMC 28HPM
- 2.5Gbps Per Lane MIPI-CSI2 Compliant Serial Video Receiver
- High Performance Second Generation Extended MIPI CSI2 Receiver