USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
MAXVY's MIPI CSI2-RX-v3 supports to interface host processor and Camera device with help of CPHY, DPHY, APHY, MPHY
The MIPI CSI-2 (Camera Serial Interface) defines an interface between a peripheral
device (camera) and host processor (application engine) for mobile applications.
The MIPI CSI-2 provides the mobile industry a standard, robust, scalable, low-power,
high-speed, cost-effective interface that supports a wide range of imaging solutions for
mobile devices.
device (camera) and host processor (application engine) for mobile applications.
The MIPI CSI-2 provides the mobile industry a standard, robust, scalable, low-power,
high-speed, cost-effective interface that supports a wide range of imaging solutions for
mobile devices.
查看 MAXVY's MIPI CSI2-RX-v3 supports to interface host processor and Camera device with help of CPHY, DPHY, APHY, MPHY 详细介绍：
- 查看 MAXVY's MIPI CSI2-RX-v3 supports to interface host processor and Camera device with help of CPHY, DPHY, APHY, MPHY 完整数据手册
- 联系 MAXVY's MIPI CSI2-RX-v3 supports to interface host processor and Camera device with help of CPHY, DPHY, APHY, MPHY 供应商
Block Diagram of the MAXVY's MIPI CSI2-RX-v3 supports to interface host processor and Camera device with help of CPHY, DPHY, APHY, MPHY
