You are here:
MIPI C-PHY v2.0 / D-PHY v2.1 PHY IP on TSMC N5
Synopsys’ integrated DesignWare C-PHY/D-PHY IP enables high-performance, low-power interface to SoCs, application processors, for mobile, automotive, artificial intelligence (AI), and IoT applications. The PHY, for FinFET processes and compliant with the MIPI C-PHY and D-PHY specifications, operates at 6.5Gb/s per lane and 6.5Gs/s per trio respectively for a maximum speed of 44.5Gb/s. DesignWare C-PHY/D-PHY addresses energy requirements by supporting low-power state modes and delivering below 1.2pJ/bit at the maximum speed. The PHY offers built-in test capabilities, including pattern generator, logic analyzer, and loopback modes. The DesignWare C-PHY/D-PHY IP interoperates with Synopsys CSI-2 controller which supports key features of the latest MIPI camera specification.
查看 MIPI C-PHY v2.0 / D-PHY v2.1 PHY IP on TSMC N5 详细介绍：
- 查看 MIPI C-PHY v2.0 / D-PHY v2.1 PHY IP on TSMC N5 完整数据手册
- 联系 MIPI C-PHY v2.0 / D-PHY v2.1 PHY IP on TSMC N5 供应商
MIPI C-PHY IP
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI C-PHY/D-PHY Combo RX+ IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- MIPI C-PHY/D-PHY Combo TX+ IP 4.5Gsps/4.5Gbps in TSMC N5