10Gbps Multi-Protocol PHY IP
TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
PCIe 7.0 PHY in TSMC (N5, N3P)
TSMC CLN7FF 7nm IoT PLL - 30MHz-1000MHz
Andes晶心宣布推出 AndesCore® AX66 支持 RVA23、Multi-Cluster架构、虚拟机以及 Android 系统
芯原与新基讯联合推出云豹系列第二代5G RedCap/4G LTE双模调制解调器IP
乾瞻科技宣布最新UCIe IP设计定案,推动高速传输技术突破
SoC design: What's next for NoCs?
How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
Accelerating RISC-V development with Tessent UltraSight-V
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
AMBA LTI Verification IP for Arm System MMU
UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
© 2024 Design And Reuse
版权所有
本网站的任何部分未经Design&Reuse许可, 不得复制,重发, 转载或以其他方式使用。
访问我们的合作伙伴页面了解更多信息
供应商免费录入产品信息