DXTP GPU, and advanced graphics and compute acceleration for power constrained devices
You are here:
MIPI 4.1 M-PHY HS Gear 4
MIPI M-PHY HS Gear 4 IP is compliant with the MIPI serial communication protocol for use in mobile systems where performance, power, and efficiency are key criteria. It is the foundation for several upper layer protocols which manage complex data transfer functions. Each of these protocols is optimized for its particular purpose, such as data storage, data transfer, display, camera, memory sharing, and radio interface. Scalability and modularity are also important features of the MIPI M-PHY, as these features allow designers to more easily adapt to evolving system and application requirements.
查看 MIPI 4.1 M-PHY HS Gear 4 详细介绍：
- 查看 MIPI 4.1 M-PHY HS Gear 4 完整数据手册
- 联系 MIPI 4.1 M-PHY HS Gear 4 供应商
Block Diagram of the MIPI 4.1 M-PHY HS Gear 4
MIPI 4.1 IP
- MIPI M-PHY G4 Designed For TSMC 28nm HPC+
- UFS 3.1 Host Controller compatible with M-PHY 4.1 and UniPro 1.8
- MIPI M-PHY v4.1 IP, Silicon Proven in TSMC 12FFC
- MIPI M-PHY HS-G4 IP (M-PHY v4.1) in TSMC 40G
- MIPI UFS v3.1 Device Controller IP, Compatible with M-PHY and Unipro
- MIPI UFS v2.1 Host Controller IP, Compatible with M-PHY and Unipro